IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s):	Shu Yuan; Thomas A. Peterson; Kevin E. Sallese		
Assignee:	Lattice Semiconductor Corporation		
Title:	Fast Diagonal Interleaved Parity (DIP)		
Serial No.:	10/791,073	Issue Date	March 1, 2004
Examiner:	Baker, Stephen M.	Group Art Unit:	2133
Docket No.:	M-15301 US	Confirmation No.	2971

Irvine, California
December 28, 2006

Mail Stop Issue Fee
COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, VA 22313-1450

ISSUE FEE TRANSMITTAL

CERTIFICATION OF FIRST CLASS MAILING

I hereby certify that the following are being sent via First Class Mail to the Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450, on the date shown below.

1. Transmittal Letter (1 page)
2. Part B – Fee Transmittal (1 page)
3. Rule 312 Amendment (9 pages);
4. Replacement Sheet for Figure 3 (1 page);
5. Fee Address "Indication Form" (1 page)
6. Change of Correspondence Address (1 page)

Dated: December 28, 2006

Tina Kavanaugh

MacPherson Kwok Chen & Heid LLP
2033 Gateway Place, Suite 400
San Jose, California 95110
Telephone: (949) 752-7040
Fax: (408) 392-9262

LAW OFFICES OF
MACPHERSON KWOK CHEN
& HEID LLP
2033 Gateway Place, Suite 400
San Jose, CA 95110